Abstract. The architecture concept of a high-speed low-power analogue vision chip, which performs low-level real-time image algorithms is presented. The proof-of-concept prototype vision chip containing 32 × 32 photosensor array and 32 analogue processors is fabricated using a 0.35 µm CMOS technology. The prototype can be configured to register and process images with very high speed, reaching 2000 frames per second, or achieve very low power consumption, several µW. Finally, the experimental results are presented and discussed.
Introduction
Image processing is frequently used in systems for monitoring and controlling of objects to help in effective management of their resources and safety, and robots controlling [1] . The practical systems for monitoring big objects, like for example complex of buildings, comprise many vision sensors recording images that have to be transmitted to, and processed in the central unit. One of the most challenging problem in such cases is effective transmission and processing of huge amount of image data. To avoid overloading of transmission channels and a central unit some early vision algorithms are frequently performed at the sensors by an integrated low-level image processor. As a result the rough image data, generated by the sensor, can be compressed or replaced by useful information extracted from images. This approach significantly improves the overall efficiency and the cost of a system implementation by relaxing requirements on throughput of transmission channels and demands on processing speed of the central unit. A complete vision chip consisting of a photo-detector array and accompanying low-level vision processors can effectively be implemented in contemporary CMOS technologies on a single substrate, which becomes a very good platform for realisations of modern and cheap image sensors.
The very early solutions of integrated vision chips were mostly dedicated to a specific image algorithm and could not be reconfigured. The next generations of programmable vision chips, designed in multiple instruction multiple data (MIMD) or single instruction multiple data (SIMD) architectures, were able to perform several image algorithms [2] [3] [4] [5] .
The newest chips have fully programmed architectures with a parallel analogue data processing, which significantly reduces the time necessary for an image processing [6] [7] [8] [9] . Although, the recent development in vision chip implementations is great, there are still some areas for improvements. Most of the reported vision chips realise the convolution algorithms based on a reduced kernel, where only four neighbouring pixels (the top, bottom, left, and right) from the full 3 × 3 kernel are taken into calculations. The consequence of the omitting the diagonal pixels is degradation of the resulting image. Some of the reported implementations [8, 9] have serious speed limitation resulting from the sequential manner of instruction processing, which means that a typical convolution algorithm requires several clock cycles to calculate single data. There is also much to do with reduction of power consumption.
The presented in this paper CMOS implementation of a vision chip addresses some of the mentioned weaknesses of the known solutions. The key advantage of the proposed chip is very small power consumption, which can be reduced to several µW depending on the speed of image recording and processing. The circuit can also be reconfigured to have very high speed of image processing reaching 2000 frames per second. The architecture of the low-level analogue processors enable the convolution calculation using the full 3 × 3 kernel, where the kernel coefficients can be reprogrammed on the fly, even during the image processing. This property can be exploited in improving the efficiency of the image processing or image compression. The convolution calculation for a single pixel is completed in a single clock cycle for the full 3 × 3 kernel. Section 2 of the paper presents the architecture of the proposed implementation. Section 3 discusses details of the photo-pixel, and low-level analogue processing element (APE). Section 4 presents a test set-up, and results of the chip measurements. The last section contains the final discussion and conclusions.
Architecture of a vision chip
The sensor architecture was designed to improve performance of the vision chip in comparison to reported known solutions. A special attention was paid to minimisation of the fabrication cost and achieving a good trade-off between speed of the image processing and power consumption. The possible architectures and circuit solutions can be greatly simplified because the primary application of the sensor is monitoring and controlling of objects, which can be done based on low or medium image resolutions and dynamics. Typically, accuracy of image signal processing equivalent to 5 or 6 bits resolution is sufficient [10] for satisfactory results. The relatively low accuracy of such systems allows application of analogue signal processing, which contrary to digital one, enables greater reduction of power consumption and a chip area. The considered low-level image processing algorithms like for example: convolution filtering, smoothing, edge detection or segmentation, require only four basic operations: addition, four-quadrant multiplication or four-quadrant division, level discrimination, and storage of signal samples. From the point of view of power consumption and chip area reduction, the multipliers or dividers are the most challenging functional blocks which need special attention. The key difficulty in implementation of low-level image processing is its numerical intensity. For example, even a low-resolution 128 × 128 pixel array working with 25 Hz frame frequency requires about 3.7 million multiplications and 3.3 million additions per second to calculate 3 × 3 kernel convolution filtering. Fig. 1 . Architecture of the proof-of-concept prototype chip To achieve a good trade-off between the factors discussed above, a SIMD architecture using analogue processors containing multipliers and summers is selected. The general architecture of the prototype chip is shown in Fig. 1 [11] . The photo-pixel array in the proof-of-concept prototype is of 32 × 32 pixels and is located in the centre of the chip. Two sets of APE are arranged in columns placed on the right and left sides of the pixel array. APE assures parallel and very fast processing of image signals coming from each row of the array. This kind of circuit arrangement enables relatively simple and short signal paths, having small stray capacitances, which help to achieve fast signal transmission and reduction of power dissipated on switching. By making the photo-pixel sensor as simple as possible, containing only the necessary circuits for signal acquisition, it is possible to significantly reduce the array dimensions, and reduce the length of signal paths. The logic circuits control the order of processed image samples.
The presented in Fig. 1 architecture guarantees, that in a single master clock cycle a complete result for a pixel is calculated, regardless of complexity of the realised image algorithm. This is achieved due to direct processing of a complete set of nine signals coming from all the neighbouring photo-pixels, as shown in Fig. 2 . The time needed for finishing calculations for a single image frame is equal to product of number of columns and the clock period. Because of very fast response of APE, the time can be made very small.
Vision chip implementation
3.1. Photo-pixel. The photo-electrical conversion in the sensor module is performed by the high frame rate CMOS device. All pixels in the array process images at the same time slot due to using a global electronic shutter, that eliminates image smearing caused by fast movement of object. The shutter time can be varied in order to adjust photosensitivity to different illumination conditions. The important feature of this CMOS sensor is complete decoupling of the shutter time from the readout pixel clock. This feature enables application of the sensor to optical measurements, like for example object speed evaluation, which is especially useful in monitoring systems. The schematic of an active pixel sensor (APS) is shown in Fig. 3 . The pixel is composed of five functional circuits: photodiode formed of p-and n-well diffusions, the reset transistor M 1 , the source-follower M 2 biased by the current sink M 3 , the shutter switch M 4 , the storage capacitor C MEM , and the buffer for non-destructive readout and driving a row line. For the purpose of reduction of power consumption, the drain current of M 3 is reduced to zero after closing the shutter switch. Furthermore, the signal "Enable" activates the output buffer only during the read time of the selected column. As a result, each functional circuit is only activated while needed for a short time interval.
The image sensor shows a linear response to illumination and a good noise performance [12] . The photodiode area is 131 µm 2 , which yields a sensor fill factor of 8%. To max-
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imise pixel sensitivity no metal wires pass over the photodiode region. With 500-1000 lux illumination the shutter time is within the range of 10-20 µs.
A single cycle of the circuit operation for each image frame starts with resetting, which is achieved by applying low value of the signal "Reset" (see Fig. 3 ) and charging the photodiode capacitance C D to V DD . At the same time the signal "Shutter" is set to V DD and C MEM is charged to V REF = V DD − V GS1 ≈ 2.1 V. When the signal "Reset" goes to V DD , the photodiode current integration starts. The discharging speed of C D and C MEM is proportional to the energy of incident light, which guaranties a linear photo-electrical conversion. At the end of the integration time, the shutter switch is opened, and the final voltage is stored on the capacitor C MEM . The readout of the voltage stored on C MEM is started by activating the "Enable" signal of the pixel output buffer. The exemplary waveforms, illustrating operation of the circuit, are shown in Fig. 4 . The waveform <1> shows voltage on the memory capacitor, which represents image data. The logic signals <2>, <3>, and <4> drive the reset, the shutter, and process of array columns reading, respectively. To improve clarity of Fig. 4 , the low level of the reset signal is set to relatively large width of 20 µs, which in reality is about 500 ns. Since the reset reaches high level, the integration starts, and the voltage <1> decreases linearly until the shutter <3> drops to low. At this moment voltage on C MEM capacitor represents actual image data, and can be further processed. The sequential reading of consecutive array columns can be observed based on signal <4>, which is activated and becomes the master clock synchronising the reading.
In order to make possible simultaneous connection of three adjacent pixels in a line, three multiplexed analogue buses are applied for every row, as it is shown in Fig. 5 . Such an arrangement of signal buses allows simultaneous connection of each APE to all necessary nine signals coming from adjacent pixels. The multiplexing is done by digital circuits synchronised by the "Column Readout Clock" signal (see the signal <4> in Fig. 4) . 
Analogue processor.
Most of low-level early vision algorithms operate on a 3 × 3 pixel kernel to calculate result for a single central pixel. The majority of tasks can be done using a kernel of coefficients in the range of −1 to +1 with a 3-bit resolution. A 9-input signed, 3-bit resolution multiplier can complete all the necessary calculations from a circuit point of view. A general architecture is presented in Fig. 6 . The APE consists of nine voltage to current converters (V-I), nine passive current scaling ladders (R-2R), and a single output buffer (I-V) adding up all the scaled input signals.
As shown in Fig. 6 , the first functional block at each input of APE is a voltage to current converter. The converter separates a photo-pixel from the rest of the circuits and additionally improves overall linearity of the signal processing path. All the converters are identical and based on a linearised MOS-FET differential pair as shown in Fig. 7 . The transistors M 1 to M 4 form a switching circuit, and are used for changing signal polarity. The differential pair is composed of M 5 and M 6 . The parallel connected transistors M 7 and M 8 together with high resistive polysilicon resistors R 1 and R 2 improve linearity of voltage to current conversion [13] . The parameters of those elements were selected to achieve good linearity at relatively small biasing currents. The voltage to current converter can alternatively be implemented as a linearised transconductance amplifier [14] , but this solution increases power consumption. To achieve good linearity and high accuracy of current division, the output signals I out and I out should be connected to low-impedance nodes. The circuit is passive and does not consume any static power. The total processing error is below 0.05% for transistors having dimensions 3 µm×3 µm. The output buffer, the last circuit in a signal processing path, adds together all the currents flowing from each R-2R ladder. In order to preserve high precision of the ladders, the buffer was designed to have very low input resistance. The flipped follower configuration [16] was chosen as the input stage of the buffer, because it can have input resistance as small as 10-20 Ω due to an internal negative feedback. The output buffer comprising two identical followers (transistors M 1a(b) -M 3a(b) ) and an additional output stage (M 1c -M 3c ) is shown in Fig. 10 . The input resistance of the circuit is practically independent of biasing currents and mainly depends on relations of the transistors aspect ratios. The input resistance is and M 2a(b,c) were chosen to achieve sufficiently low input resistance, which is assumed to be a hundred times smaller than an equivalent output resistance of nine R-2R MOSFET ladders connected together. The biasing currents, generated by transistors M 3a(b,c) were adjusted to satisfy the assumed dynamic range ±200 µA. The circuit consumes 600 µA static current, and assures signal processing accuracy better than 0.1%. A complete processor occupies 98 µm × 220 µm area on a chip including registers for the array coefficients programming, and all biasing circuits.
The complete multiplier is very fast, because the internal parasitic capacitances are relatively small and the signal nodes are of low resistance. The small signal −3 dB bandwidth of the circuit is 90 MHz, whereas the rise and fall times are t r = 10.5 ns and t f = 11 ns, respectively. The time response for the input test signal is presented in Fig. 11 . During that test, the input signal where sequentially changing from +0 ∇ 000 to 1 ∇ 000. The simulations show that for the full range of the array coefficient values, the total error is within the acceptable limit for 5-bit resolution, which is 3.13%. The broadband frequency and fast time response make the circuit well suited for time division and sequential processing of data flowing from a photoreceptor array. 
Prototype testing and measurements
The experimental image sensor is fabricated in a 0.35 µm CMOS process from AMS for 3.3 V power supply. Its functional testing and characterization were performed using a hardware platform. The hardware part of the imaging system contains a Virtex-4 FPGA. An interface acquisition circuit includes four 8-channel ADC MAX158, high speed TS464 amplifiers and others elements such as lens. Figure 12a shows the prototype chip with a removed top cover to place the lens. Figure 12b presents a test board with peripheral circuits and lens installed on top of the prototype chip. The output signals from the chip, after digitisation, are stored in FPGA, where complete image frames are collected for next stages of processing. All the necessary logic signals controlling operation of the sensor (<2>-<4> from Fig. 4 ) are generated using FPGA platform. 
DC offset and fixed pattern noise.
The image sensors always suffer from technology related nonidealities that can limit the performances of the vision system. In the presented visionchip two main sources of nonidealities are: the current offsets generated by the low-resistance output buffers in APEs and a fixed pattern noise (FPN) produced by the pixels. The APE offsets are caused by mismatch between individual biasing currents of the buffers. For a uniform illumination it results in a specific/characteristic image are shown in Fig. 13a . However, DC offset can be easily removed in a data acquisition process after image read. The result of DC offset removing is shown in Fig. 13b where only FPN is present. Fixed pattern noise is the variation in output pixel signals, under uniform illumination, due to a device and an interconnect mismatch across the image sensor. FPN can be reduced by implementing a correlated double sampling (CDS). To implement CDS, each pixel output needs to be read twice, after reset and at the end of integration time. The correct pixel signal is obtained by subtracting those two values. In the presented chip, CDS is realised externally in FPGA. For this purpose, the pixel value just after the reset signal and the value at the end of integration are transferred to the FPGA, which produces the difference. For the tested chips the difference is about 200 µV RMS, and is mainly caused by random variations of the offset voltages in the pixel-level analogue structures. Figure 13c shows an image after CDS correction, where FPN is reduced to ∼10 µV RMS. As analogue operations can only be completed with finite accuracy, it is interesting to compare the experimental results with results obtained using "ideal" numerical computations. For the images in Fig. 14 the rms difference between "ideal" and experimental results (ignoring the border effects) are equal to 1.9%, 2.1%, 2.9% and 1.9%, respectively. Even though the analogue computations are limited in accuracy, the final result should be satisfactory for many computer vision applications. All the images in Fig. 14 are obtained without CDS.
It has also to be noted that some additional errors can be caused by discharging of the analogue signals stored in the pixels memory capacitors as a result of leakage currents, particularly since the chip is exposed to light. At 125 lux illumination the value stored on the C MEM decreases by approximately 25 mV (i.e., 0.16% of maximum data value) per millisecond.
Performance.
As explained in Sec. 3, the time needed for image acquisition can be made relatively small (below 20 µs, typically 15 µs), whereas the time necessary for data transfer from a photo-pixel to APE is extremely short, shorter than 100 ns. The speed of image recording of the presented test circuit is mainly limited by the external ADCs and throughput of a connection between the test board and PC, nevertheless moving object can be effectively observed by the prototype vision-chip. Exemplary result of observing a fast moving object, represented by a black and white wheel, is presented in Fig. 15. Fig. 15a shows a raw image of 10 cm diameter wheel rotating at 2000 rpm. The image, achieved in real time by application of edge detection algorithm, is shown in Fig. 15b A single photo-pixel consumes 0.4 µA of the supply current while recording an images and needs 10 µA during readout period. The shutter is opened for the entire array of photo-pixels, which means that the array consumes 0.4 µA×32×32 ≈ 410 µA during a time interval of 15 µs. The image data transfer and processing requires activation of only three columns and all APE at the same time. For typical working conditions of 25 fr/s, the time for processing of a complete row of image is 3.2 µs, which makes an average power consumption of 7.2 µW, assuming 780 µA for a single APE. The complete chip, including biasing circuits and digital logic, consumes 21 µW in average. The same circuit without the supply save mode consumes 82 mW. The summary of the vision-chip main parameters are given in Table 1 . 
